Busy. Please wait.
Log in with Clever
or

show password
Forgot Password?

Don't have an account?  Sign up 
Sign up using Clever
or

Username is available taken
show password


Make sure to remember your password. If you forget it there is no way for StudyStack to send you a reset link. You would need to create a new account.
Your email address is only used to allow you to reset your password. See our Privacy Policy and Terms of Service.


Already a StudyStack user? Log In

Reset Password
Enter the associated with your account, and we'll email you a link to reset your password.

ch6-stack1-mm

Quiz yourself by thinking what should be in each of the black spaces below before clicking on it to display the answer.
        Help!  

Question
Answer
Advanced Configuration and Power Interface (ACPI)   specification developed by intel compaq phoenix microsoft and toshiba to control power on computers and other devices  
🗑
back-side bus (BSB)   the portion of a processor's internal bus that connects the proccessor to the internal memory cache. the bus operates at a much higher frequency  
🗑
case fan   a fan inside a computer case used to draw air out of or into the case  
🗑
Centrino   a technology used by intel whereby the processor chipset and wireless network adapter are all interconnected as a unit which improves laptop performance  
🗑
chassis air guide (CAG)   a round air ductthat helps to pull and direct fresh air from outside a computer case to the cooler and processor  
🗑
Cool’n’Quiet   a feature of AMD processor that lowers power requirements and helps keep a system quiet  
🗑
Cooler   a combination cooling fan and heat sink mounted on the top or side of the processor to keep it cool  
🗑
DRAM   the most common type of system memory it requires refreshing every few milliseconds  
🗑
dual-core processing   a processor package that contains two core processors thus supporting four instructions at once  
🗑
Enhanced Intel SpeedStep Technology (EIST)   a processor feature used by intel that steps down processor frequency when the processor is idle to conserve power and lower heat  
🗑
Execute disable bit   The NX bit, which stands for Never eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (or code) or for storage of data, a feature normally only found in Harvard architecture processors.  
🗑
front-side bus (FSB)   A front-side bus (FSB) is a computer communication interface (bus) often used in Intel-chip-based computers during the 1990s and 2000s.  
🗑
heat sink   In electronic systems, a heat sink is a passive heat exchanger component that cools a device by dissipating heat into the surrounding air.  
🗑
hyper-threading   Hyper-threading (officially Hyper-Threading Technology or HT Technology, abbreviated HTT or HT) is Intel's proprietary simultaneous multithreading (SMT) implementation used to improve parallelization of computations performed on PC microprocessors.  
🗑
hyper transport   HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a technology for interconnection of computer processors.  
🗑
internal bus    
🗑
Level 1 (L1) cache    
🗑
Level 2 (L2) cache   memory in proccessor packet not the die  
🗑
   
🗑


   

Review the information in the table. When you are ready to quiz yourself you can hide individual columns or the entire table. Then you can click on the empty cells to reveal the answer. Try to recall what will be displayed before clicking the empty cell.
 
To hide a column, click on the column name.
 
To hide the entire table, click on the "Hide All" button.
 
You may also shuffle the rows of the table by clicking on the "Shuffle" button.
 
Or sort by any of the columns using the down arrow next to any column heading.
If you know all the data on any row, you can temporarily remove it by tapping the trash can to the right of the row.

 
Embed Code - If you would like this activity on your web page, copy the script below and paste it into your web page.

  Normal Size     Small Size show me how
Created by: mikemoore11
Popular Computers sets